

LLECS2024 BELGIUM 5-6 December

NanoIC: Accelerating beyond-2nm innovation across the ecosystem

Jo De Boeck, EVP and CSO, imec

NanolC

NanolC aims to fulfil the European Chips Act's vision for leadership and competitiveness in advanced system-on-chip innovation.





Critical markets requiring high integration and efficiency will be strongly impacted by these technologies.











Consumer electronics

...





















The NanoIC pilot line is hosted and coordinated by

and leverages existing and new tools in its fabs







Pilot line project partners









Rendering of the NanoIC pilot line, an extension of imec's facilities.



To enable beyond 2nm SoC, the NanoIC pilot line offers collaborative R&D possibilities:







Example of a future compute system



Chipsjü

Aeneas 😌 EPoss. 🎦 Inside



How to access NanolC



Design Access through PDK Process

Baseline processes & module set-up at higher TRL level Demonstrators

Validation of new capability/infrastructure





To enable the exploration of the potential impact of the pilot line technologies, NanolC will offer:





DESIGN PATHFINDING PDKs SYSTEM EXPLORATION PDKs

available to academia and designers (including SMEs and start-ups)





N2 design pathfinding PDK already available

Launched in February 2024



State Circuits Conference (ISSCC), irrec, a world-leading research and innovation hub in nancelectronics and digital technologies, launches its design pathfinding process design kit (PDK) with a concomitant training program offered through EUROPRACTICE. The PDK will enable virtual digital designs in imec's N2 technology, including backside power delivery network. The PDK will be embedded in EDA tool suites, such as from Cadence Design Systems and Synopsys, providing broad access to advanced nodes for design pathfinding, system research and training. This will give academia and industry the tools to train the semiconductor experts of tomorrow and enable the industry to transition their products into next generations technologies through meaningful design pathfinding.

Two training sessions: June and Dec. 2024







To build a skilled European semiconductor workforce, the NanolC pilot line offers:



Opportunities for **PhD** students and **internships**



PDK workshops





Bootcamps

Expert courses





The NanolC pilot line offers opportunities for the entire ecosystem:







NanoIC's below-2nm objective on imec's logic technology roadmap





Join the NanolC journey...





.. by collaborating and gaining access to cutting-edge chip technologies and engaging in pre-competitive joint R&D...





... by participating in our internships, expert courses, and workshops set to build a skilled semiconductor workforce.







Pilot line project partners









The acquisition and operation of the Chips JU pilot line is funded jointly by the Chips Joint Undertaking, through the European Union's Digital Europe programme and Horizon Europe programme, as well as by the participating states: Flanders, France, Germany, Ireland, Finland and Romania.





Discover more on nanoic-project.eu



And follow us on LinkedIn!



